HOME        ORGANIZING COMMITTEE        HEART HISTORY   
HEART2018
June 20-22 2018 - Toronto, Canada  

Welcome to HEART 2018

Hosted by The University of Toronto

Overview

The HEART symposium is an international forum on state-of-the-art research in high-performance and power-efficient computing using accelerator technologies such as FPGAs, GPGPUs, and/or specialized accelerators. The ninth edition of HEART will take place in Toronto, Canada on June 20-22 2018.

Important Dates

Submissions Due: March 15 2018 ( UPDATED March 18 2018)

Final papers due: May 21 2018

Author registration deadline: May 21 2018

Early registration deadline: June 1 2018

Conference Date: June 20-22 2018

Program

Scope

The scope of the meeting includes, but is not limited to:

Architectures and Systems

  • Novel systems/platforms for efficient acceleration based on FPGA, GPU, and other devices
  • Heterogeneous processor architectures and systems for scalable, high-performance, high-reliability, and/or low-power computation
  • Reconfigurable and configurable hardware and systems including IP-cores, embedded systems, SoCs, and cluster/grid/cloud computing systems for scalable, high-performance and/or low-power processing
  • Custom computing system for domain-specific applications such as Big-data, multimedia, bioinformatics, cryptography, and more
  • Novel architectures and device technologies that can be applied to efficient acceleration, including many-core/NoC architectures, 3D-stacking technologies and optical devices

Software and Applications

  • Novel applications of high-performance computing and Big-data processing with efficientacceleration and custom computing
  • System software, compilers and programming languages for efficient accelerationsystems / platforms, including many-core processors, GPUs, FPGAs and otherreconfigurable /custom processors
  • Run-time techniques for acceleration, including Just-in-Time compilation and dynamicpartial-reconfiguration
  • Performance evaluation and analysis for efficient acceleration
  • High-level synthesis and design methodologies for heterogeneous, reconfigurable and/orcustom processors/systems

EasyChair Submission

Registration, Workshops, Keynotes

Conference Venue

The University of Toronto Faculty Club (Website)

Local Restaurant & Tour Information

Sponsors